On the stopwatch, some other modules can become electronic clocks , Use the following Convention :

  1. Use KEY[0] As the reset button , After reset, display 00:00.
  2. Use KEY[1] As an adjustment / Pause button , The two light tubes of the electronic clock are kept during the pause 1Hz The frequency of the flash .
  3. Use KEY[2] As the adjust left button ,KEY[3] Move right as an adjustment .

Look at the schematic diagram , It's too big. It's divided into four parts :

The code is as follows :

You should understand the code , There is no more explanation here , I wish you all success .

The last attached tcl Script files ( According to the black gold disc to provide modifications ):

my FPGA Learning process (13)—— More articles on the electronic clock project

  1. my FPGA Learning process (12)—— Electronic clock project preparation

    Beginners FPGA When , We always have a lot of questions , such as :xilinx and altera Of FPGA That's better .verilog How language is integrated into specific hardware circuits .RTL What does stage circuit mean, etc . Now we won't ...

  2. my FPGA Learning process (02)—— experiment : Lighten up LED The lamp

    About Quartus You can use Quartus Self help , Help with a full set of operating tutorials . Link to Chinese online course ( Link to altera Chinese official website , Click to see ) Quartus II Software design series : Basics Qu ...

  3. my FPGA Learning process (14)—— PWM Pulse width modulation

    PWM It's a technique for adjusting the output power ( It is commonly known as voltage regulation ), The principle is to change the duty cycle of the output square wave , The specific output is shown in the figure below : The output signal is the voltage value , When the load is constant resistance , The output power in the figure above is respectively 25%.50%.75%. The implementation method is as follows : Set up ...

  4. my FPGA Learning process (01)—— FPGA Basic knowledge and Quartus Installation

    The advanced embedded market is mainly divided into the following three categories :ARM.DSP and FPGA. among ARM Is the best in the industry , Now almost all Android smartphones use ARM Authorized by the CPU framework : and DSP( Digital signal processor ) I was big in my early years ...

  5. my FPGA Learning process (05)—— Use Modelsim Simulation tools

    In the 3 This article talks about how to use graphics to simulate excitation input , Graphic input method is easy to learn , But if complex simulation input excitation is required . The longer simulation time or the requirement to print out information or even output file log is not enough . In this article, the above 3-8 decoding ...

  6. my FPGA Learning process (09)—— Introduction to temporal logic

    When it comes to this article , Combinatorial logic is over , Here are some summaries : When describing combinational logic ,always The list of sensitive signals in the statement needs to list all the variables that may affect the output When describing combinational logic ,always The assignment in a statement always uses the blocking assignment symbol ...

  7. my FPGA Learning process (07)—— BCD code : Shift plus 3 Algorithm

    2-10 Binary code , Also known as BCD code , It's encoded through a 4 Bit binary to represent a 10 Hexadecimal number , Part of the decimal system corresponds to BCD The code is as follows Decimal number | BCD code 13 --> 0001_0011 ...

  8. my FPGA Learning process (03)—— Use Quaruts Built in simulation tool

    In the previous article, I introduced in detail how to create a schematic project , This article also uses the schematic project to create a new multiplexer , The goal is to learn how to use graphical input simulation tools to input simulation stimuli . New project , And draw the following schematic diagram . Compile the project , One more warning : Crit ...

  9. my FPGA Learning process (11)—— experiment : Press the key to shake off

    A button is an input device , In theory, it can be classified as switch , The ideal keystroke waveform is as follows : However, due to the mechanical properties of the buttons , The opening and closing actions cannot be completed in a single moment , The actual waveform is as follows : The level is at a critical value during jitter , Because the frequency of crystal oscillator is quite high , Numbers ...

Random recommendation

  1. iOS Basic knowledge of network

    iOS Basic knowledge of network 1. once HTTP Complete process of request (1) Browser or application initiated Http request , Request includes Http request Http( request ), Address (url), agreement (Http1.1) Request for header (2)web The server receives ...

  2. js Some characteristics of functions

    There are two ways to define functions : Function declaration Function expression 1. The function declaration looks like this : function box(arg0,arg1,arg2){ // The body of the function } There is an important feature about function declarations : Function declaration promotion , That is to say, execute the code ...

  3. Single table scan ,MySQL Incorrect index selection and Detailed analysis OPTIMIZER_TRACE Format

    Single table scan ,MySQL Incorrect index selection and Detailed analysis OPTIMIZER_TRACE Format     One The table structure is as follows :  Line ten thousand CREATE TABLE t_audit_operate_log (  Fid b ...

  4. MFC/VC++ UI Interface beautification Technology

    1.     Tools : 1.1 Device environment class : Windows In the end, the drawing operation is DC operation .DC(Device Context Equipment environment ) Object is an abstract drawing environment , Maybe it's the corresponding screen , It could be a printer or something . ...

  5. 2016022612 - redis Transaction command set

    Reference address :http://www.yiibai.com/redis/redis_transactions.html Redis Transactions are governed by instructions MULTI start-up , With EXEC end . 1.multi purpose : Business starts ...

  6. Change BUG Method

    --- Resume content start --- I changed the parameters for half a day today , Later found that the original table setting is wrong , So I decided to sum up what I met BUG The method of time , I'll meet you next time BUG when , Once through, each method will reduce the number of solutions BUG Time for , Don't talk much , Write ① Checklist . Does the database ...

  7. a large number of QT Distribution of controls and samples

    QT Property control project https://github.com/lexxmark/QtnProperty Bitcoin trading software https://github.com/JulyIGHOR/QtBitcoinTrader ...

  8. Java Bag learning notes in

    One . summary 1. The reason for introducing the concept of package and the function of package, for example, there are many people developing a large program ,A Defined a Math.java class ,B It also defines a Math.java class , They're in different catalogues , When you use it, you also use the directory to distinguish , The bag is actually ...

  9. [na] Community network -pppoe Dial up authentication principle and deployment (panabit To manage )

    When I used to work on the Internet , For residential broadband adsl surf the internet ( after ie Medium pppoe dial config)+ Speed limit system for a bunch of people (panabit) More interested , It's mysterious . It was written before , There are some mistakes , I'll add one more thing at a time . PPPOE authentication ...

  10. Handwriting redis client

    One .RESP Communication protocol Redis Serialization Protocol (Redis Serialization protocol ). characteristic : Easy to implement . Fast parsing . High readability With \r\n Split data . Two . Lu code package com. ...